BALLISTIC MISSILE DE CAGE ORGANIZATION 7100 Definise Pencipus Washington, D.C. 20301-7100

GEORGIA TECH GT-VFPU VLSI DESIGN VERIFICATION DOCUMENT

VLSI DEVELOPMENT REPORT REPORT NO. VDR-0142-90-001 MAY 15, 1990

GUIDANCE, NAVIGATION AND CONTROL DIGITAL EMULATION TECHNOLOGY LABORATORY

Contract No. DASG60-89-C-0142

Sponsored By

The United States Army Strategic Defense Command

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332 - 0540


Contract Data Requirements List Item A006

Period Covered: Not Applicable

Type Report: As Required

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

20010829 009



DISCLAIMER

<u>DISCLAIMER STATEMENT</u> - The views, opinions, and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other official documentation.

DISTRIBUTION CONTROL

- (1) <u>DISTRIBUTION STATEMENT</u> Approved for public release; distribution is unlimited.
- (2) This material may be reproduced by or for the U.S. Government pursuant to the copyright license under the clause at DFARS 252.227 7013, October 1988.

GEORGIA TECH GT-VFPU VLSI DESIGN VERIFICATION DOCUMENT

May 15, 1990

Samuel H. Russ

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332 - 0540

Eugene L. Sanders

USASDC

Contract Monitor

Cecil O. Alford

Georgia Tech

Project Director

Copyright 1990

Georgia Tech Research Corporation

Centennial Research Building

Atlanta, Georgia 30332

GEORGIA TECH GT-VFPU VLSI DESIGN VERIFICATION DOCUMENT

1.0 INTRODUCTION

There are eleven (11) Georgia Tech VLSI designs (see Table 1) in the AHAT Program. Each of these designs has been produced by Georgia Tech using the Genesil Silicon Compiler. Each design has passed the design verification process at Silicon Compiler Systems/Mentor Graphics and each has been fabricated in a bulk CMOS process (fabrication of certain chips was not complete when this document was released). Each of the Georgia Tech designs listed in Table 1 is being delivered to USASDC and to the Harris Corporation for conversion and fabrication in a rad-hard process. The program under which this work is done is AHAT (Advanced Hardened Avionics Technology). This document includes design information for the Georgia Tech floating point unit, GT-VFPU.

TABLE 1. GEORGIA TECH CHIP SET FOR AHAT

DESIGN	DV PASSED	TAPE DELIV.	FABRICATED	TESTED
GT-VFPU				
GT-VNUC				
GT-VTF				
GT-VTHR				
GT-VCLS				
GT-VCTR				
GT-VIAG				
GT-VDAG				
GT-VSNI				
GT-VSM8				
GT-VSF				

- 1. Scheduled March 31, 1991
- 2. Scheduled December 31, 1990

Table of Contents

1. Checklist	1
2. Notes	8
3. Key Parameters	9
4. Power Consumption	11
5. Pin and Pad Listing	16
5. Timing Setup Files and Reports	20

APPENDIX A DESIGN VERIFICATION CHECKLIST

1. DV C	ONTROL NUMBER:	(Assigned by SCS)
2. CUSTO	OMER INFORMATION	
Cu	stomer Name:	Chip Name:
Pr	oject Manager:	Phone:
De	sign Engineer: Sam Russ	Phone: (404) 894-3374
		Phone:
Te	st Engineer :	Phone:
	ONTACT: Girish Kumar	
4. REGR	ESSION	
4.1	GENESIL Version: v 7.0	
4.2	Name of Session Log from recompile: REE	RITLD CMD
		(simulation and timing)
4.4	Include DV_regression.001?:_yes Size of database: Dens	ity: 62501600TK50_X
	TIONAL INFORMATION (check when included	
5.1	Key Parameters :	
5.2	DV pin description :	-
5.3	Block Diagram	-
5.4	Key Parameters : DV_pin_description : Block Diagram : Functional Description :	-
5.4	Timing Diagrams at Pins	-
5.6	Timing Diagrams at Pins : Annotated Views : Annotate	ed Schematics:
6. PHYSI	ICAL INFORMATION	
6.1	Fabline :NSC_CN12A	
6.2	Plots: (check when included or indicate	filename)
0.2	Chip Route (D size): X Bonding I	
	Route Bonding	
	Filename: route d 1.031 Filena	
6.3	47 Die Size: Reported Die Size: 378.% 🗴 🗴 3	363 12
J•3		
	(in mils) Maximum Acceptable Die Size Minimum Acceptable Die Size	
6.4	GENESIL Package Name : CPGA144f	Spec included?: no
	Cavity/Well Size : 472 mils by	
	•	
6.5	External Block: none	

7. ELEC	TRICAL INFORMATION	
7.1	Chip Frequency Specified in netlist: 10 MHz	Target frequency: 6.7 MHz (1/150 ns
7.2	Power Dissipation: GENESIL=51 W at	
	Operating Voltage: from 4.5	
8. SIMU		· · · · · · · · · · · · · · · · · · ·
8.1	Number of Clocking Regimes :one	
	clock pad NO DIV proc_clk	
4.		
5.		
8.2	Simulation Setup Files:	
	Name:	Listings attached:
	Description:	
	Affected Tests:	
	Name:	Listings attached:
,	Description:	
	Affected Tests:	
	Name:	Listings attached:
	Description:	

Affected Tests:

8	 3	T	es	t	V	0	r t	'n	r	20	٠	

NOTE:	Test	vectors written one phase per vector have a maximum
	test	frequency on the IMS Tester of 10 MHz.
	Test	vectors written one cycle per vector have a maximum
	test	frequency on the IMS Tester of 20 MHz

1.	Name: monolithic.089/083 No of vectors: 901 Description: Functional test of all opcodes, as well as some testing of adder, normalizer, multiplier, and fixed pt modules.	manuf	F
	Portions of Chip Tested: All		<u> </u>
	Run with GFL model? \underline{x} Use for switch level simulation? Run with GSL model? \underline{x} Use for tester?		N
2.	Name:test2op.083 No of vectors 7622 Description:tests 2-operand opcodes		
	Portions of Chip Tested: all		
	Run with GFL model?x Use for switch level simulation? Run with GSL model?x Use for tester?	¥ ¥	N 'N
3.	Name:testRop.083		
	Portions of Chip Tested: all		
	Run with GFL model? X Use for switch level simulation?		N

4.	Name: testSop.083 No of vectors: 1910 Description: test S-operand opcodes		
	Portions of Chip Tested: all		
	Run with GFL model? $\frac{X}{X}$ Use for switch level simulation? Run with GSL model? $\frac{X}{X}$ Use for tester?	¥	N N
5.	Name: add_atg.083 Description: additional tests of adder No of vectors:1542		
	Portions of Chip Tested: adder, normalizer		
	Run with GFL model? \underline{x} Use for switch level simulation? Run with GSL model? \underline{x} Use for tester?	X X	N N
6.	Name: - testshop. 083 No of vectors: 774 Description: Tests shift and votate opcodes Description:		
	Portions of Chip Tested: "barrel" module		
	Run with GFL model? Use for switch level simulation? Run with GSL model? Use for tester?	X X	
7.	Name: <u>add_vecs.083</u> No of vectors: <u>1578</u> . Description: <u>ATG_output of adder_testing</u>		
	Portions of Chip Tested: Adder		
	Run with GFL model? X Use for switch level simulation? Run with GSL model? X Use for tester?	*	N N
8.	Name: ftest.083 No of vectors: 46 Description: Tests F bus enable circuitry, "flush" and "freeze" logic		
	Portions of Chip Tested: F_bus_enable, F_pad's, Flush, Freeze Con	atput n	 n o l u(i
	Run with GFL model? Use for switch level simulation? Run with GSL model? Use for tester?	Y Y	N N

9. TIMING ANALYSIS

9	1	E	n	v	i	r	o	n	m	۵	n	t

: from; from; + (theta; theta; eports:	4.5 \ JA * Pov	(min) (min) (er) =	to to	75 5.5 5	V (max)
+ (theta_ ip + (theta	JA * Pov				-
p + (theta	-	ver) =	133.	5	domress C
p + (theta	.1A * Pc				degrees C
eports:		ower) =	183.	5	degrees C
-p					
(requir	red)		(opt	ional)	
guarantee	ed model		target	model	
min opera	ating V	,	min op	erating	g V
max junct	tion temp	(150°C)	max ju	nction	temp
Cy	cle: X			Cycle	:
Setup/H	Hold: X		Setu	p/Hold	:
Output De	elay: X		Output	Delay	:
		Listi	ngs att	ached:	
	Voltage	ē: 5.0	V		
pcode and se are act	operand ually SE	select B(t) sign	(R/S_e gnals f	q_f_1/2 rom oth	ier chips.
	_ Voltag	e:	U V		
all other	reports	at 100	°C.		
				ached:	
	_ Voltag	e: <u>4.5</u>	<u>V</u>		
cycle tim	me calcu	lations	at 150	°C.	
		Listi	nos att	ached:	
>	Voltag	e: 4.	5 V		
	guarantee min opera max junct Cy Setup/E Output De Path De cycle time pcode and se are act all other	guaranteed model min operating V max junction tempore Setup/Hold: X Output Delay: X Path Delay: X Path Delay: X Voltage Voltage	guaranteed model min operating V max junction temp (150°C) Cycle: X Setup/Hold: X Output Delay: X Path Delay: X Voltage: 5.0 cycle time calculations opcode and operand select se are actually SB(t) signature. Listing Voltage: 5.0 Listing Voltage: 5.0 Listing Voltage: 4.5 Cycle time calculations of the cycle time calculations of the cycle time calculations. Listing Voltage: 4.5 Cycle time calculations of the cycle time calculations of the cycle time calculations.	guaranteed model min operating V max junction temp (150°C) max ju Cycle: X Setup/Hold: X Output Delay: X Path Delay: X Voltage: 5.0 V Cycle time calculations only. pcode and operand select (R/S e se are actually SB(t) signals for the search of the se	guaranteed model min operating V max junction temp (150°C) Cycle: X Setup/Hold: X Setup/Hold Output Delay: X Path Delay: X Path Delay: X Cycle Listings attached: Voltage: 5.0 V Cycle time calculations only. Sets see are actually SB(t) signals from other sets at 100°C. Listings attached: Voltage: 5.0 V Listings attached: Voltage: 5.0 V Listings attached: Voltage: 5.0 V Listings attached: Voltage: 4.5V Cycle time calculations at 150°C.

9.4	Critical	Boundary	Conditions:
-----	----------	----------	-------------

List critical paths here or annotate the timing report. Attach additional pages if needed.

Clock Name:	proc_cl	<u>k</u>		
 Phase 1 High Phase 2 High Symmetric Cycle Minimum Cycle 	report	1imit 75.0 75.0 150.0	report	limit

Outputs

1.	Signal Name	load (pF)	delay	limit
2.			•	*************************************
3. 4.				
5.				
6.				
/. 8.				
9.				
10.				

Inputs

1	Signal Name	setup report/limit	hold report/limit
2.			/
2			/
J		/	/
4.		/	/
5.		/	/
6.		/	/
/.		/	/
8.		/	
9.			
10.		/	/

9.5 Hold Time Violations: none (At 2 nsec.)

11. TAPEOUT AND TESTING SPECIFICATION

Pro	totype Brokerage Service Purchased? If yes: PO #	yes		_no	
12. C	CUSTOMER CHECKLIST COMMENTS Pre-Verification Comments				•
_	SCS will report back on the fault cover	age of our	test ve	ctor se	+
_	We reserve the right to submit addition				
-	if we decide that the fault coverage is	not suffi	ciently	high.	
_	-				
_					
13. C	USTOMER CHECKLIST APPROVAL				
charg Desig	undersigned understands that if any design omer subsequent to this sign-off, the Custoges imposed by Silicon Compiler Systems as gn Verification Terms & Conditions or the less & Conditions. In addition, such changes at the from the beginning, which results in expenses the condition of the beginning.	omer is lia agreed to Prototype I require the	able for in eith Brokerage	any er the Servi	005
C	Customer Approval :		Date	_//	
	Title :				
	CS CHECKLIST APPROVAL Pre-Verification Comments				
_					
_					
					
	SCS Approval :		Date	//	,
	Title :				

DESIGN VERIFICATION NOTES FOR fpu

1. Design enhancements

For your information, the following changes were made.

Normalizer - Replaced PLA's with Genesil's Datapath Static Barrel Shifter

Barrel - Added this module to perform barrel shifts and rotates. It is logic compiled.

Fixed pt - Changed to handle barrel shifter outputs

Input - Added "freeze" option

Output - Added "freeze" and "flush" options

Pads - Added a "Freeze" and a "Flush" pad. Both have been bonded successfully.

All of the changes have been reflected in the documentation, and the chip database is fully compiled with no errors.

2. Test vectors

<u>Filename</u>	Size	Traceobj version	<u>Size</u>
monolithic	869	mon trace	1739
add atg	1542	add trace	3085
test2op	7622	test2 trace	15425
testRop	2454	testR_trace	4909
testSop	1366	testS trace	2733
testshop	774	testsh trace	1549
ftest	46	ftest_trace	93

The "regular" files are one vector per cycle, and the traceobj files are one vector per phase. Of course, these are the "latest" vectors and should all run properly under GFL. I will try to run GSL here and let you know if there are any problems.

3. Power consumption

The chip consumes about 3.1 Watts. However, the key parameters listing no longer produces figures for power consumption. The key parameters listing is found under /fpu/keyparm.106 and the tnet power report is found under /fpu/Power.106. They are also enclosed as hardcopy. The vast majority of the remaining DC power is due to high-speed static adders. They were not changed to low power for three reasons. First, they are on various critical timing paths. Second, in the case of the "shift mant" module, add/subtract capability was needed, and this is not possible with low-power static adders. Third, the 3.1 Watt figure is acceptable.

```
UTILITY;
KEY PARAMETERS
  Key Parameters for Chip ~sfpu/sfpu/fpu
  ROUTE VERSION = 87.20
  HEIGH\overline{T} = 367.5 MILS
     ( = 9334.50 u )
  WIDTH = 373.5 MILS
     (=9486.90 u)
  ROUTED = 1 (0=NO,1=YES)
  TOTAL WIRE LENGTH = 1168070 MILS
     (=296\overline{6}8978.u)
  CORE AREA = 109333.2 SQUARE MILS
     (= 70537410.6 u2)
  PADRING AREA = 27936.8 SQUARE MILS
     ( = T8023706. u2 )
  PAD AREA = 24909.8 SQUARE MILS
     T = 16070807. u2
  ROUTE AREA = 62919.0 SQUARE MILS
     (=40592822. u2)
  PERCENT ROUTING OF CORE = 57 %
  PERCENT ROUTING OF CHIP = 45 %
  PERCENT CORE OF CHIP = 79 %
  PERCENT PADRING OF CHIP = 20 %
  PERCENT PAD OF PADRING = 89 %
  NETLIST VERSION = 1.0
 NETLIST EXISTS = 1 (0=NO, 1=YES)
  PHASE A TIME = 28.7 NANOSECONDS
  PHASE B TIME = 14.1 NANOSECONDS
  SYMMETRIC TIME = 116.6 NANOSECONDS
 ROUTE ESTIMATE LVL = 0
) FLAT \overline{R}OUTE = 1^{-}(0=NO,1=YES)
  TECHNOLOGY NAME = CMOS-1
  PACKAGE SPECIFIED = 1 (0=N0,1=YES)
T PACKAGE NAME = CPGA144f
  FABLINE NAME = NSC CN12A
  COMPILER TYPE = GCX
) FLOORPLAN VERSION = 7.0
 BOND PAD \overline{C}NT = 138
 HEIGHT ESTIMATE = 381.85 MILS
     ( = 9698.990 u )
  WIDTH ESTIMATE = 398.19 MILS
     (=10114.02 u)
  FUSED = 1 (0=NO, 1=YES)
) FUSION REQUIRED = 1 (0=NO,1=YES)
  PINOUT = 1 (0=NO, 1=YES)
 PINOUT REQUIRED = 1 (0=NO, 1=YES)
) PLACED = 1 (0=NO,1=YES)
  PLACEMENT REQUIRED = 1 (0=NO,1=YES)
```

```
DOWN BONDS ALLOWED = 1 (0=NO,1=YES)

PKG FIN COUNT = 144

PKG WELL HEIGHT = 472.00 MILS

( = 11988.80 u )

PKG WELL WIDTH = 472.00 MILS

( = 11988.80 u )

AREA = 137261.3 SQUARE MILS

( = 88555499.9 u2 )

OBJECT TYPE = Chip

PHYSICAL IMPLEMENTATIONS EXIST = 0 (0=NO,1=YES)

CHECKPOINTS EXIST = 1 (0=NO,1=YES)

CAN_SET_FABLINE = 1 (0=NO,1=YES)

Key Parameter Listing Complete
```

START Genesil job ~sfpu/sfpu/18_Aug_1 on calsc2 Thu Aug 18 16:40:37 1988

Genesil (tm) System Version v7.0

Copyright Silicon Compiler Systems Corporation 1988

Licensed Material -- Program Property of SCS -- All Rights Reserved

This software is protected as an unpublished work and the copyright notice does not imply publication. This software contains confidential trade secrets of Silicon Compiler Systems Corporation. The reproduction, transfer or use of this software or the supporting documentation is governed by a license agreement with SCS, and the software shall be used solely in accordance with such agreement.

RESTRICTED RIGHTS LEGEND

Use, duplication or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.227-7013.

```
ONTINUE
 el do fpu ba
Tun TNET
DISP POWER
 OWER
  Clock Proc clk [clock=-9999]
) Reading Routing Data . .
  INFO: longest net delay: 26.1ns
     Nets with delay longer than 10.0ns are recorded in ancillary file LONG NET
  INFO: Nets loading, driving information can be found in ancillary file TA NET
   STD
  Back-annotating route capacitance for block power calculation. . .
  Power for block ringpower: 0.00mW(DC) 0.00mW(AC)
   Power for block ringground: 0.00mW(DC) 0.00mW(AC)
   Power for block reset pad: 0.00mW(DC) 0.35mW(AC)
   Power for block output/resultsel: 0.00mW(DC) 0.98mW(AC)
   Power for block output/result handler: 4.46mW(DC) 31.02mW(AC)
   Power for block output/outputmux: 65.67mW(DC) 2.51mW(AC)
   Power for block output/outmux2: 58.92mW(DC) 2.63mW(AC)
   Power for block output/mantmux: 0.00mW(DC) 9.08mW(AC)
   Power for block output/logic: 0.00mW(DC) 1.04mW(AC)
   Power for block output/flagsel: 0.00mW(DC) 1.34mW(AC)
   Power for block output/flagreg: 0.00mW(DC) 1.42mW(AC)
   Power for block output/f disable: 0.00mW(DC) 1.01mW(AC)
   Power for block output/expmux: 0.00mW(DC) 3.16mW(AC)
   Power for block opcode logic/oplatch: 0.00mW(DC) 1.71mW(AC)
   Power for block opcode logic/notop: 0.00mW(DC) 0.52mW(AC)
   Power for block opcode logic/fplatch: 0.00mW(DC) 2.88mW(AC)
  Power for block opcode logic/fpcon2: 0.00mW(DC) 0.25mW(AC) Power for block opcode logic/fpcon1: 0.00mW(DC) 0.39mW(AC)
 W: Node normalizer/left shift/postnorm[24] is not routed
```

```
W: Node normalizer/left shift/postnorm[0] is not routed
 Power for block normalTzer/left shift: 0.00mW(DC) 9.60mW(AC)
 Power for block normalizer/flags: 0.00mW(DC) 0.16mW(AC)
 Power for block normalizer/exponent: 72.86mW(DC) 4.14mW(AC)
 Power for block normalizer/encoderc: 0.00mW(DC) 0.60mW(AC)
 Power for block normalizer/encoderb: 0.00mW(DC) 0.62mW(AC)
 Power for block normalizer/encodera: 0.00mW(DC) 0.59mW(AC)
 Power for block normalizer/cascade: 0.00mW(DC) 0.74mW(AC)
 Power for block mult/sign ovfl: 0.00mW(DC) 0.57mW(AC)
W: Node mult/normalize/result[32] is not routed
 Power for block mult/normalize: 0.00mW(DC) 4.22mW(AC)
 Power for block mult/multac: 0.00mW(DC) 33.07mW(AC)
 Power for block mult/multab: 0.00mW(DC) 33.06mW(AC)
 Power for block mult/fxd res: 8.92mW(DC) 4.05mW(AC)
 Power for block mult/add out lo: 113.22mW(DC) 5.99mW(AC)
 Power for block mult/add hi: 425.06mW(DC) 24.06mW(AC)
 Power for block mult/add exp: 233.00mW(DC) 6.72mW(AC)
 Power for block mult/add_ac_hi: 212.53mW(DC) 12.31mW(AC)
 Power for block input/op_sel logic: 0.00mW(DC) 0.34mW(AC)
 Power for block input/latch: 0.00mW(DC) 1.93mW(AC)
 Power for block input/inputmux: 303.68mW(DC) 1.60mW(AC)
 Power for block input/b low: 0.00mW(DC) 12.01mW(AC)
 Power for block input/b input: 8.92mW(DC) 7.71mW(AC)
 Power for block input/b high: 0.00mW(DC) 3.65mW(AC)
 Power for block input/a low: 0.00mW(DC) 12.62mW(AC)
 Power for block input/a_input: 4.46mW(DC) 7.88mW(AC)
 Power for block input/a high: 0.00mW(DC) 3.04mW(AC)
 Power for block fixed pt/synch: 0.00mW(DC) 0.73mW(AC)
W: Node fixed pt/flag \overline{z}ero/sro s is not routed
W: Node fixed pt/flag zero/sro r is not routed
W: Node fixed_pt/flag_zero/slo_s is not routed
W: Node fixed_pt/flag_zero/slo_r is not routed
 Power for block fixed pt/fixed pt alu: 288.69mW(DC) 29.19mW(AC)
 Power for block cornerpwr: 0.00mW(DC) 0.00mW(AC)
 Power for block cornergnd: 0.00mW(DC) 0.00mW(AC)
 Power for block corepower: 0.00mW(DC) 0.00mW(AC)
 Power for block coreground: 0.00mW(DC) 0.00mW(AC)
 Power for block clock pad: 0.00mW(DC) 23.25mW(AC)
 Power for block barreT: 0.00mW(DC) 26.57mW(AC)
 Power for block adder/subtract: 223.94mW(DC) 13.63mW(AC)
 Power for block adder/sign logic: 0.00mW(DC) 0.94mW(AC)
W: Node adder/shift mant/addout[1] is not routed
W: Node adder/shift mant/addout[0] is not routed
W: Node adder/shift mant/postshift[19] is not routed
   Node adder/shift mant/postshift[18] is not routed
W: Node adder/shift_mant/postshift[17] is not routed
W: Node adder/shift mant/addout[19] is not routed
W: Node adder/shift mant/postshift[16] is not routed
W: Node adder/shift mant/addout[18] is not routed
W: Node adder/shift mant/addout[17] is not routed
   Node adder/shift mant/postshift[15] is not routed
W: Node adder/shift mant/addout[16] is not routed
W: Node adder/shift mant/postshift[9] is not routed
   Node adder/shift mant/postshift[14] is not routed
W: Node adder/shift mant/addout[25] is not routed
W: Node adder/shift mant/addout[15] is not routed
```

```
W: Node adder/shift_mant/postshift[8] is not routed
  W: Node adder/shift mant/postshift[13] is not routed
  W: Node adder/shift mant/addout[24] is not routed
     Node adder/shift mant/addout[14] is not routed
     Node adder/shift mant/postshift[7] is not routed
     Node adder/shift mant/addout[23] is not routed
     Node adder/shift mant/addout[13] is not routed
     Node adder/shift mant/postshift[12] is not routed
     Node adder/shift mant/postshift[6] is not routed
  W: Node adder/shift_mant/addout[22] is not routed
W: Node adder/shift_mant/addout[12] is not routed
  W: Node adder/shift mant/postshift[11] is not routed
  W: Node adder/shift mant/addout[21] is not routed
     Node adder/shift mant/addout[11] is not routed
  W: Node adder/shift mant/postshift[5] is not routed
     Node adder/shift mant/postshift[10] is not routed
     Node adder/shift mant/addout[20] is not routed
     Node adder/shift mant/addout[10] is not routed
  W: Node adder/shift mant/postshift[4] is not routed
  W: Node adder/shift mant/postshift[3] is not routed
  W: Node adder/shift mant/postshift[2] is not routed
  W: Node adder/shift mant/postshift[26] is not routed
     Node adder/shift mant/postshift[1] is not routed
     Node adder/shift_mant/postshift[25] is not routed
)
  W: Node adder/shift mant/postshift[24] is not routed
  W: Node adder/shift mant/postshift[23] is not routed
  W: Node adder/shift mant/postshift[22] is not routed
  W: Node adder/shift mant/postshift[21] is not routed
  W: Node adder/shift mant/sum mant[26] is not routed
     Node adder/shift mant/postshift[20] is not routed
     Node adder/shift_mant/addout[9] is not routed
  W: Node adder/shift mant/addout[8] is not routed
  W: Node adder/shift mant/addout[7] is not routed
  W: Node adder/shift mant/sum mant[0] is not routed
  W: Node adder/shift mant/addout[6] is not routed
  W: Node adder/shift mant/addout[5] is not routed
     Node adder/shift mant/addout[4] is not routed
  W: Node adder/shift mant/addout[3] is not routed
)
  W: Node adder/shift mant/addout[2] is not routed
   Power for block adder/shift mant: 548.99mW(DC) 44.47mW(AC)
   Power for block adder/shift logic: 0.00mW(DC) 0.52mW(AC)
   Power for block adder/logic: 0.00mW(DC) 0.10mW(AC)
   Power for block Zero_pad: 0.00mW(DC) 4.21mW(AC)
   Power for block Test_pad: 0.00mW(DC) 0.19mW(AC)
   Power for block S pad[9]: 0.00mW(DC) 0.16mW(AC)
   Power for block S pad[8]: 0.00mW(DC) 0.16mW(AC)
   Power for block S pad[7]: 0.00mW(DC) 0.15mW(AC)
   Power for block S pad[6]: 0.00mW(DC) 0.15mW(AC)
   Power for block S_pad[5]: 0.00mW(DC) 0.15mW(AC)
Power for block S_pad[4]: 0.00mW(DC) 0.15mW(AC)
   Power for block S pad[3]: 0.00mW(DC) 0.15mW(AC)
   Power for block S pad[31]: 0.00mW(DC) 0.28mW(AC)
   Power for block S pad[30]: 0.00mW(DC) 0.28mW(AC)
   Power for block S pad[2]: 0.00mW(DC) 0.16mW(AC)
   Power for block S_pad[29]: 0.00mW(DC) 0.27mW(AC)
   Power for block S_pad[28]: 0.00mW(DC) 0.27mW(AC)
```

```
Power for block S pad[27]: 0.00mW(DC) 0.26mW(AC)
Power for block S pad[26]: 0.00mW(DC) 0.25mW(AC)
Power for block S pad[25]: 0.00mW(DC) 0.25mW(AC)
Power for block S pad[24]: 0.00mW(DC) 0.24mW(AC)
Power for block S pad[23]: 0.00mW(DC) 0.24mW(AC)
Power for block S pad[22]: 0.00mW(DC) 0.23mW(AC)
Power for block S pad[21]: 0.00mW(DC) 0.23mW(AC)
Power for block S pad[20]: 0.00mW(DC) 0.22mW(AC)
Power for block S_pad[1]: 0.00mW(DC) 0.18mW(AC)
Power for block S_pad[19]: 0.00mW(DC) 0.21mW(AC)
Power for block S_pad[18]: 0.00mW(DC) 0.21mW(AC)
Power for block S pad[17]: 0.00mW(DC) 0.20mW(AC)
Power for block S pad[16]: 0.00mW(DC) 0.20mW(AC)
Power for block S pad[15]: 0.00mW(DC) 0.20mW(AC)
Power for block S_pad[14]: 0.00mW(DC) 0.19mW(AC)
Power for block S_pad[13]: 0.00mW(DC) 0.18mW(AC)
Power for block S pad[12]: 0.00mW(DC) 0.18mW(AC)
Power for block S pad[11]: 0.00mW(DC) 0.17mW(AC)
Power for block S pad[10]: 0.00mW(DC) 0.17mW(AC)
Power for block S pad[0]: 0.00mW(DC) 0.19mW(AC)
Power for block Run pad: 0.00mW(DC) 0.36mW(AC)
Power for block R_pad[9]: 0.00mW(DC) 0.21mW(AC)
Power for block R pad[8]: 0.00mW(DC) 0.22mW(AC)
Power for block R pad[7]: 0.00mW(DC) 0.22mW(AC)
Power for block R pad[6]: 0.00mW(DC) 0.22mW(AC)
Power for block R pad[5]: 0.00mW(DC) 0.23mW(AC)
Power for block R pad[4]: 0.00mW(DC) 0.23mW(AC)
Power for block R pad[3]: 0.00mW(DC) 0.24mW(AC)
Power for block R pad[31]: 0.00mW(DC) 0.19mW(AC)
Power for block R pad[30]: 0.00mW(DC) 0.19mW(AC)
Power for block R pad[2]: 0.00mW(DC) 0.24mW(AC)
Power for block R pad[29]: 0.00mW(DC) 0.18mW(AC)
Power for block R pad[28]: 0.00mW(DC) 0.18mW(AC)
Power for block R pad[27]: 0.00mW(DC) 0.17mW(AC)
Power for block R_pad[26]: 0.00mW(DC) 0.17mW(AC)
Power for block R pad[25]: 0.00mW(DC) 0.16mW(AC)
Power for block R pad[24]: 0.00mW(DC) 0.16mW(AC)
Power for block R_pad[23]: 0.00mW(DC) 0.15mW(AC)
Power for block R pad[22]: 0.00mW(DC) 0.15mW(AC)
Power for block R pad[21]: 0.00mW(DC) 0.15mW(AC)
Power for block R pad[20]: 0.00mW(DC) 0.16mW(AC)
Power for block R pad[1]: 0.00mW(DC) 0.24mW(AC)
Power for block R pad[19]: 0.00mW(DC) 0.16mW(AC)
Power for block R pad[18]: 0.00mW(DC) 0.17mW(AC)
Power for block R pad[17]: 0.00mW(DC) 0.18mW(AC)
Power for block R pad[16]: 0.00mW(DC) 0.18mW(AC)
Power for block R pad[15]: 0.00mW(DC) 0.18mW(AC)
Power for block R pad[14]: 0.00mW(DC) 0.18mW(AC)
Power for block R pad[13]: 0.00mW(DC) 0.18mW(AC)
Power for block R pad[12]: 0.00mW(DC) 0.19mW(AC)
Power for block R pad[11]: 0.00mW(DC) 0.20mW(AC)
Power for block R pad[10]: 0.00mW(DC) 0.21mW(AC)
Power for block R pad[0]: 0.00mW(DC) 0.25mW(AC)
Power for block Ovfl_pad: 0.00mW(DC) 4.21mW(AC)
Power for block Op_sel_pad[3]: 0.00mW(DC) 0.26mW(AC)
Power for block Op_sel_pad[2]: 0.00mW(DC) 0.24mW(AC)
```

```
Power for block Op_sel_pad[1]: 0.00mW(DC) 0.25mW(AC)
    Power for block Op_sel_pad[0]: 0.00mW(DC) 0.23mW(AC)
    Power for block Freeze pad: 0.00mW(DC) 1.12mW(AC)
    Power for block Flush pad: 0.00mW(DC) 0.35mW(AC)
    Power for block F enable pad[1]: 0.00mW(DC) 0.33mW(AC)
    Power for block F enable pad[0]: 0.00mW(DC) 0.33mW(AC)
Power for block F8 pad[3]: 0.00mW(DC) 3.23mW(AC)
    Power for block F8 pad[2]: 0.00mW(DC) 3.23mW(AC)
    Power for block F8 pad[1]: 0.00mW(DC) 3.23mW(AC)
    Power for block F8 pad[0]: 0.00mW(DC) 3.23mW(AC)
    Power for block F7_pad[3]: 0.00mW(DC) 3.20mW(AC)
Power for block F7_pad[2]: 0.00mW(DC) 3.20mW(AC)
Power for block F7_pad[1]: 0.00mW(DC) 3.20mW(AC)
    Power for block F7 pad[0]: 0.00mW(DC) 3.20mW(AC)
    Power for block F6 pad[3]: 0.00mW(DC) 3.20mW(AC)
    Power for block F6 pad[2]: 0.00mW(DC) 3.20mW(AC)
   Power for block F6_pad[1]: 0.00mW(DC) 3.20mW(AC)
Power for block F6_pad[0]: 0.00mW(DC) 3.20mW(AC)
Power for block F5_pad[3]: 0.00mW(DC) 3.20mW(AC)
Power for block F5_pad[2]: 0.00mW(DC) 3.20mW(AC)
    Power for block F5 pad[1]: 0.00mW(DC) 3.20mW(AC)
    Power for block F5 pad[0]: 0.00mW(DC) 3.20mW(AC)
    Power for block F4 pad[3]: 0.00mW(DC) 3.20mW(AC)
   Power for block F4_pad[2]: 0.00mW(DC) 3.20mW(AC)
Power for block F4_pad[1]: 0.00mW(DC) 3.20mW(AC)
Power for block F4_pad[0]: 0.00mW(DC) 3.20mW(AC)
    Power for block F3 pad[3]: 0.00mW(DC) 3.20mW(AC)
    Power for block F3 pad[2]: 0.00mW(DC) 3.20mW(AC)
    Power for block F3 pad[1]: 0.00mW(DC) 3.20mW(AC)
    Power for block F3 pad[0]: 0.00mW(DC) 3.20mW(AC)
   Power for block F2_pad[3]: 0.00mW(DC) 3.20mW(AC)
Power for block F2_pad[2]: 0.00mW(DC) 3.20mW(AC)
Power for block F2_pad[1]: 0.00mW(DC) 3.20mW(AC)
    Power for block F2 pad[0]: 0.00mW(DC) 3.20mW(AC)
    Power for block F1 pad[3]: 0.00mW(DC) 3.20mW(AC)
    Power for block F1 pad[2]: 0.00mW(DC) 3.20mW(AC)
   Power for block F1_pad[1]: 0.00mW(DC) 3.20mW(AC)
   Power for block F1 pad[0]: 0.00mW(DC) 3.20mW(AC)
    Power for block Carry_pad: 0.00mW(DC) 4.21mW(AC)
    Power for block Alu_op_pad[4]: 0.00mW(DC) 0.50mW(AC)
    Power for block Alu op pad[3]: 0.00mW(DC) 0.49mW(AC)
   Power for block Alu op pad(2): 0.00mW(DC) 0.45mW(AC)
   Power for block Alu_op_pad[1]: 0.00mW(DC) 0.52mW(AC)
   Power for block Alu_op_pad[0]: 0.00mW(DC) 0.51mW(AC)
) Total power consumption (5.5v, 0 DegC 50pf/out pad):
                        2573.32mW [2573.32(core)+0.00(ring)]
          DC:
          AC@10MHz:
                        524.92mW [386.52(core)+138.40(ring)]
BACK
 XIT GENESIL
  NFĪRM
 EEP LOG
) End of GENESIL session '18 Aug 1'
  +++++++++++++++
```

NORTH

PAD NAME	PIN NUMBER	R SIGNAL 1	NAMEIN/OUT
cornergnd[1]	1	VSS	, , , , , ,
F2_pad[0]	2	F[4]	OUT
F2_pad[1]	3	F[5]	OUT
F2_pad[2]	4	F[6]	OUT
F2_pad[3]	5	F[7]	OUT
ringpower[1]	6	VDD	
F3_pad[0]	7	F [8]	OUT
F3_pad[1]	8	F [9]	OUT
F3_pad[2]	9	F[10]	OUT
F3 pad[3]	. 10	F[11]	OUT
ringground[1]	11	VSS	
ringpower[2]	13	VDD	
F4_pad[0]	14	F[12]	OUT
F4_pad[1]	15	F[13]	OUT
F4_pad[2]	16	F[14]	OUT
F4 pad[3]	17 .	F[15]	OUT
ringground[2]	18	VSS	
ringpower[3]	19	VDD	
F5_pad[0]	20	F[16]	OUT
F5 pad[1]	21	F[17]	OUT
F5_pad[2]	22	F[18]	OUT
F5_pad[3]	23	F[19]	OUT
ringground[3]	24	VSS	
ringpower[4]	25	VDD	
F6_pad[0]	26	F[20]	OUT
F6_pad[1]	27	F[21]	OUT
F6_pad[2]	28	F[22]	OUT
F6_pad[3]	29	F[23]	OUT
ringground[4]	30	VDD	
F7_pad[0]	31	F[24]	OUT
F7_pad[1]	32	F[25]	OUT
F7_pad[2]	33	F[26]	OUT
F7 pad[3]	34	F[27]	OUT

EAST

PAD NAME	PIN NI IMRER	SIGNAL NAME	IN/OUT
cornerpwr[0]	36	VDD	, OO I
ringpower[5]	37	VDD	
F8 pad[0]	38	F[28]	OUT
F8_pad[1]	39	F[29]	OUT
F8_pad[2]	40	F[30]	OUT
F8 pad[3]	41	F[31]	OUT
ringground[5]	42	VSS	
Alu op pad[4]	43	ALU opcode[4]	IN
Alu_op_pad[3]	44	ALU opcode[3]	
Alu_op_pad[2]	45	ALU_opcode[2]	
Alu_op_pad[1]	46	ALU_opcode[1]	
Alu_op_pad[0]	47	ALU_opcode[0]	
corepower[1]	48	VDD .	
S_pad[31]	49	S[31]	IN
S_pad[30]	50	S[30]	IN
S_pad[29]	51	S[29]	IN
S_pad[28]	52	S[28]	IN
Test_pad	53	Test	IN
S_pad[27]	54	S[27]	IN
S_pad[26]	55	S[26]	IN
S pad[25]	56	S[25]	IN
S_pad[24]	57	S[24]	IN
S_pad[23]	58	S[23]	IN
S_pad[22]	59	S[22]	IN
S_pad[21]	60	S[21]	IN
corepower[0]	61	VDD	
S_pad[20]	62	S[20]	IN
S_pad[19]	63	S[19]	IN
S_pad[18]	64	S[18]	IN
S_pad[17]	65	S[17]	IN
S_pad[16]	66	S[16]	IN
S_pad[15]	67	S[15]	IN
S_pad[14]	68	S[14]	IN
S_pad[13]	69	S[13]	IN
Freeze_pad	70	Freeze	IN

WEST

PAD NAME	PIN NUMBER	SIGNAL NAME	EIN/OUT
cornergnd[0]	72	VSS	
S_pad[12]	73	S[12]	IN
S_pad[11]	74	S[11]	IN
S_pad[10]	75	S[10]	IN
S_pad[9]	76	S[9]	IN
S pad[8]	77	S[8]	IN
S pad[7]	78	S[7]	IN
S_pad[6]	<i>7</i> 9	S[6]	IN
S pad[5]	80	S[5]	IN
S_pad[4]	81	S[4]	IN
S_pad[3]	82	S[3]	IN
S_pad[2]	83	S[2]	IN
S_pad[1]	84	S[1]	IN
S_pad[0]	85	S[0]	IN
Op sel pad[3]	86	S eq f 1	IN
Op_sel_pad[2]	87	Seq f 2	IN
Op_sel_pad[1]	88	Req f 1	IN
Op_sel_pad[0]	89	R eq f 2	IN
R pad[31]	90	R[31]	IN
R pad[30]	91	R[30]	IN
R pad[29]	92	R[29]	IN
R pad[28]	93	R[28]	IN
R pad[27]	94	R[27]	IN
R_pad[26]	95	R[26]	IN
R pad[25]	96	R[25]	IN
R pad[24]	97	R[24]	IN
R pad[23]	98 .	R[23]	IN
R pad[22]	99	R[22]	IN
R pad[21]	100	R[21]	IN
R_pad[20]	101	R[20]	IN
R pad[19]	102	R[19]	IN
R_pad[18]	103	R[18]	IN
R pad[17]	104	R[17]	IN
R_pad[16]	105	R[16]	IN
ر - ا بــ		,	

SOUTH

PAD NAME	PIN NUMBER	SIGNAL NAME	EIN/OUT
cornerpwr[1]	108	VDD	
R_pad[15]	109	R[15]	IN
R pad[14]	110	R[14]	IN
R_pad[13]	111	R[13]	IN
R_pad[12]	112	R[12]	IN
R pad[11]	113	R[11]	IN
coreground[1]	114	vss '	
R pad[10]	115	R[10]	IN
R pad[9]	116	R[9]	IN
R_pad[8]	117	R[8]	IN
R pad[7]	118	R[7]	IN
R pad[6]	119	R[6]	IN
R pad[5]	120	R[5]	IN
R pad[4]	121	R[4]	IN
R_pad[3]	122	R[3]	IN
R pad[2]	123	R[2]	IN
R_pad[1]	124	R[1]	IN
R_pad[0]	125	R[0]	IN
coreground[0]	126	VSS	
clock_pad	127,128,129	VDD,VSS,Proc_clk	IN
Run_pad	130	Proc_run	IN
Zero_pad	131	Zero	OUT
Carry_pad	132	Carry	OUT
Ovfl_pad	133	ALU_error	OUT
F_enable_pad[1]	134	F_bus_en[1]	IN
F_enable_pad[0]	135	F_bus_en[0]	IN
reset_pad	136	ALU_reset	IN
ringpower[0]	137	VDD	
F1_pad[0]	138	F[0]	OUT
F1_pad[1]	139	F[1]	OUT
F1_pad[2]	140	F[2]	OUT
F1_pad[3]	141	F[3]	OUT
ringground[0]	142	VSS	
Flush_pad	143	Flush	IN

Table 7: Pin Assignments for the Chip

```
ug 18 13:54 1988 screen.106 Page 2
                                                           20
  ************************
           Genesil Screen Dump -- Thu Aug 18 13:54:42 1988
 ******************************
 nip: ~sfpu/sfpu/fpu
                                                  Timing Analyzer
   -----Genesil Version v7.0-----
 IOLATION MODE
rabline: NSC CN12A
                               Corner: TYPICAL
 Junction Temperature: 75 degree C Voltage: 5.00v
 External Clock: Proc_clk
 Included setup files: default setup file
                         NO VIOLATIONS
 Hold time check margin: 2.0ns
```

NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

TIMING>VIOLATIONS>

```
ABEL Don't let opcode setup affect clk
LEMP VOLT 100 5.00
HOLDTIME MARGIN 2.00
ELECT EXT CLOCK Proc clk
NPUT ALU opcode[0] 0 1 -999.00 0.00 -999.00 0.00
INPUT ALU opcode[1] 0 1 -999.00 0.00 -999.00 0.00
NPUT ALU opcode[2] 0 1 -999.00 0.00 -999.00 0.00
NPUT ALU opcode[3] 0 1 -999.00 0.00 -999.00 0.00
INPUT ALU opcode[4] 0 1 -999.00 0.00 -999.00 0.00
INPUT R eq f 1 0 1 -999.00 0.00 -999.00 0.00
INPUT R eq f 2 0 1 -999.00 0.00 -999.00 0.00
INPUT S eq f 1 0 1 -999.00 0.00 -999.00 0.00
INPUT S eq f 2 0 1 -999.00 0.00 -999.00 0.00
INPUT Test 0 1 -999.00 0.00 -999.00 0.00
```

```
****************
             Genesil Screen Dump -- Thu Aug 18 11:12:24 1988
 ********************
hip: ~sfpu/sfpu/fpu Timing Analyzer
 LOCK REPORT MODE
 ______
  Junction Temperature: 100 deg C Voltage: 5.00v
rabline: NSC CN12A
  External Clock: Proc clk
 Included setup files:

#0 ignore_setup (Don't let opcode setup affect clk)
CLOCK TIMES (minimum)

rnase 1 High: 31.0 ns Phase 2 High: 6.9 ns
ycle (from Ph1): 148.5 ns Cycle (from Ph2): 133.7 ns
Minimum Cycle Time: 148.5 ns Symmetric Cycle Time: 148.5 ns
            ------
                        CLOCK WORST CASE PATHS
Minimum Phase 1 high time is 31.0 ns set by:
  ** Clock delay: 3.3ns (34.3-31.0)
                          Cumulative Delay Transition
                                  34.3
   input/latch/(internal)
                                                   rise
  input/latch/n_freeze
Freeze_pad/n_freeze
Freeze_pad/n_freeze'
                                  32.1
                                                   rise
                                  8.5
                                                    rise
                                                    rise
                                   4.9
                                   0.0
                                                    fall
   Freeze
Minimum Phase 2 high time is 6.9 ns set by:
  ** Clock delay: 2.9ns (9.7-6.9)
                              Cumulative Delay Transition
   Node
                              9.7
                                                   fall
   output/flagreg/(internal)
                                                    rise
   output/flagreg/reset 2
                                   6.0
                                  5.9
   output/flagreg/reset_2'
                                                    rise
   output/flagreg/first
                                  4.7
                                                    fall
   output/flagreg/flush
                                   4.0
                                                    rise
   Flush_pad/flush
                                   2.6
                                                    rise
   Flush pad/flush'
                                   2.0
                                                    rise
   Flush
                                   0.0
                                                    rise
 nimum cycle time (from Ph1) is 148.5 ns set by:
  ** Clock delay: 6.6ns (155.0-148.5)
                              Cumulative Delay Transition
  Node
                                 155.0
                                                    rise
   mult/multac/(internal)
  mult/multac/mant A[23]
input/a high/mant A[23]
input/a high/mant A[23]
                                                    fall
                                 112.5
                                                    fall
                                 107.8
  input/a_high/mant_A[23]'
input/a_high/mant_Ax
                                 103.8
                                                    fall
                                 100.8
                                                    fall
                                                    fall
   input/a high/mant Ax'
                                  100.7
```

```
input/a high/not mant Ax
                                       99.8
                                                            rise
input/a input/not mant Ax
                                       99.2
                                                            rise
input/a input/not mant Ax'
                                       96.8
                                                            rise
input/a input/INTER1 VAL1[29]
                                       92.9
                                                            fall
*input/a input/(internal)
                                       91.7
                                                            rise
input/a Input/alu out[29]
                                       88.3
                                                            fall
<ut/result handler/alu out[29]
                                       81.0
                                                            fall
<t/result handler/alu out[29]'
                                       79.7
                                                            fall
<put/result handler/result[29]</pre>
                                       76.4
                                                            fall
output/expmux/result[5]
                                       76.4
                                                            fall
output/expmux/exp low[5]
                                       71.7
                                                            fall
output/expmux/normexp[5]
                                       67.5
                                                            fall
normalizer/exponent/normexp[6]
                                       67.2
                                                            fall
<rmalizer/exponent/normexp[6]'</pre>
                                      66.9
                                                            fall
zer/exponent/ADDSUB1 OUT[6]
                                      65.8
                                                            fall
normalizer/exponent/lead[1]
                                      48.8
                                                            rise
normalizer/cascade/lead[1]
                                      48.7
                                                            rise
normalizer/cascade/lead[1]'
                                      43.9
                                                            rise
normalizer/cascade/ao[1]
                                      42.8
                                                            fall
normalizer/cascade/naza
                                      42.2
                                                            rise
normalizer/cascade/aza
                                      41.1
                                                            fall
normalizer/encodera/all_zero
                                      41.0
                                                            fall
normalizer/encodera/all zero'
                                      38.0
                                                            fall
normalizer/encodera/s[7]
                                      36.8
                                                            fall
normalizer/encodera/in[5]
                                      34.6
                                                            rise
adder/shift mant/sum mant[23]
                                      34.2
                                                            rise
adder/shift mant/sum mant[23]'
                                      33.7
                                                            rise
adder/shift mant/addout[23]
                                      30.8
                                                            rise
<er/shift mant/ADDSUB6 OUT[23]</pre>
                                      29.5
                                                            rise
adder/shift mant/addsubsel
                                       7.6
                                                            fall
adder/sign Togic/addsubsel
                                       7.6
                                                            fall
adder/sign logic/addsubsel'
                                       6.3
                                                            fall
adder/sign logic/round x
                                       4.8
                                                            fall
adder/sign logic/PHASE A
                                       2.7
                                                            rise
clock pad/PHASE A
                                       1.2
                                                            rise
Proc clk
                                       0.0
                                                            rise
```

Minimum cycle time (from Ph2) is 133.7 ns set by:

** Clock delay: 2.7ns (69.6-66.9	9) cycle sharing dis	abled
Node	CumulatIve Delay	Transition
input/a_input/(internal)	150.9	rise
input/a input/alu out[29]	147.4	fall
<pre><ut alu="" handler="" out[29]<="" pre="" result=""></ut></pre>	140.2	fall
<pre><t alu="" handler="" out[29]'<="" pre="" result=""></t></pre>	138.8	fall
<pre><put handler="" pre="" resuit="" result[29]<=""></put></pre>	135.6	fall
output/expmux/result[5]	135.6	fall
output/expmux/exp low[5]	130.9	fall
output/expmux/normexp[5]	126.6	fall
normalizer/exponent/normexp[6]	126.4	fall
<pre><rmalizer exponent="" normexp[6]'<="" pre=""></rmalizer></pre>	126.1	fall
<pre>OUT[6]</pre>	125.0	fall
normalizer/exponent/lead[1]	107.9	rise
normalizer/cascade/lead[1]	107.9	rise
normalizer/cascade/lead[1]'	103.0	rise
normalizer/cascade/co[1]	102.3	fall

normalizer/cascade/co[1]'	102.2	fall
normalizer/cascade/nazc	101.1	rise
normalizer/cascade/azc	100.0	fall
normalizer/encoderc/all zero	99.9	fall
normalizer/encoderc/all_zero'	98.6	fall
normalizer/encoderc/s[7]	97.3	fall
normalizer/encoderc/s[/]	97.3 95.0	rise
adder/shift_mant/sum_mant[6]	94.6	rise
adder/shift_mant/sum_mant[6]'	93.9	rise
adder/shift_mant/addout[6]	91.0	rise
<pre><der addsub6="" mant="" out[6]<="" pre="" shift=""></der></pre>	89.7	rise
adder/shift_mant/postshift[0]	72.6	rise
adder/shift_mant/postshift[0]'	72.5	rise
<pre><der inter4_val1[0]<="" mant="" pre="" shift=""></der></pre>	70.7	rise
*adder/shift_mant/(internal)	69.1	fall
adder/shift_mant/c[0]	60.5	fall
adder/shift_logic/c[0]	60.5	fall
adder/shift_logic/c[0]'	59.8	fall
adder/shift_logic/sum2big	58.0	fall
adder/shift_logic/gt24	56.1	rise
adder/shift_logic/gt24'	56.0	rise
adder/shift_logic/or_out	54.7	fall
adder/shift_logic/exp_sum[0]	52.1	fall
adder/subtract/exp_sum[0]	52.1	fall
adder/subtract/exp_sum[0]'	51.9	fall
adder/subtract/subout[8]	48.7	rise
adder/subtract/subout[8]'	47.8	rise
adder/subtract/ADDSUB1_OUT[8]	46.4	rise
adder/subtract/b[7]	36.6	fall
<pre>input/b high/b[7]</pre>	31.4	fall
input/b high/b[7]'	13.5	fall
<pre>input/b high/bexpsel[0]</pre>	10.0	rise
input/latch/bexpsel[0]	9.5	rise
input/latch/bexpsel[0]'	8.4	rise
input/latch/PHASE_B	3.7	rise
clock_pad/PHASE_B	2.4	rise
Proc clk	0.0	fall
· — i		

ABEL Reg. temp -- setup/hold/output FEMP VOLT 100 5.00 HOLDTIME MARGIN 2.00 ELECT_EXT_CLOCK Proc_clk

```
**********************
            Genesil Screen Dump -- Thu Aug 18 11:00:59 1988
 *************************
 hip: ~sfpu/sfpu/fpu
                                                      Timing Analyzer
 ETUP AND HOLD MODE
 -----
rabline: NSC CN12A
                                Corner: GUARANTEED
 Junction Temperature:100 deg C Voltage:5.00v
  External Clock: Proc clk
 Included setup files: (Reg. temp -- setup/hold/output)
   INPUT SETUP AND HOLD TIMES (ns)
_nput
                     Setup Time Hold Time
                    Ph1(f)
                            Ph2(f)
                                      Ph1(f) Ph2(f)
LU opcode[0]
                             19.0
                                              -3.3
                      ___
                                       ---
                                                       PATH
LU opcode[1]
                      ___
                             18.6
                                              -3.2
                                                       PATH
ALU_opcode[2]
                      ___
                             17.9
                                              -2.3
                                        ___
                                                       PATH
LU opcode[3]
                             17.8
                                              -2.2
                                                       PATH
LU opcode[4]
                             19.0
                                        ___
                                              -3.5
                                                       PATH
LU reset
                             4.4
                                              -2.2
                                                       PATH
\mathbf{E} bus en[0]
                                                       PATH
bus_en[1]
Tush
                                                       PATH
                             6.9
                                       ___
                                              -0.8
                                                       PATH
                      31.0
                                      -13.8
Freeze
                             ___
                                              ---
                                                       PATH
                             5.6
roc run
                                              -3.9
                                                       PATH
[0]
                                              -2.3
                             3.9
                                        ___
                                                       PATH
T[10]
                             3.6
                                              -2.0
                                                       PATH
                             3.6
R[11]
                                              -2.0
                                                       PATH
[12]
                             3.5
                                              -1.9
                                                       PATH
[13]
                             3.5
                                              -1.9
R[14]
                             3.5
                                              -1.9
                                                       PATH
                             3.5
1151
                                              -1.9
                                                       PATH
                             3.5
 [16]
                                              -1.9
                                                       PATH
[ 17]
                             3.5
                                              -1.9
                                                       PATH
                             3.6
R[18]
                                              -2.0
                                                       PATH
[19]
[1]
                             3.6
                                              -1.9
                                                       PATH
                             3.8
                                              -2.2
                                                       PATH
RT 201
                             3.5
                                              -1.9
                                                       PATH
                             3.5
                                              -1.9
[21]
                                                       PATH
 [22]
                             3.4
                                              -1.8
                                                       PATH
🎞 23 i
                             3.4
                                              -1.8
                                                       PATH
                             3.4
R[24]
                                              -1.8
                                                       PATH
                             3.5
                                              -1.9
 [25]
                             3.5
                                              -1.9
                                                       PATH
R[27]
                             3.5
                                              -1.9
                                                       PATH
[28]
                             3.5
                                              -1.9
                                                       PATH
[29]
[2]
                             3.5
                                              -1.9
                                                       PATH
                             3.8
                                              -2.2
                                                       PATH
                             3.5
                                              -1.9
R[30]
                                                       PATH
31 j
                             3.6
                                              -1.9
                                                       PATH
 31
                             3.8
                                              -2.2
                                                       PATH
                             3.8
                                              -2.1
R[4]
                                                       PATH
                             3.7
                                              -2.1
                                                       PATH
```

6]		- 3.7	 -2.1	PATH	
Ř[7]	then then or	- 3.7	 -2.1	PATH	
P [8]		- 3.7	-2.0	PATH	
9]		- 3.6	 -2.0	PATH	
eq f 1		- 9.3	-5.2	PATH	
$Req^{-}f^{-}2$		- 9.7	 -6.8	PATH	
0 j		- 3.6	-1.9	PATH	
10]		- 3.3	 -1.7	PATH	
S(11)	· ·	- 3.3	-1.7	PATH	
ន្នាំ 12 j		- 3.3	 -1.7	PATH	
13]		- 3.4	 -1.8	PATH	
= 14 j		- 3.4	 -1.8	PATH	
S[15]	·	- 3.4	-1.8	PATH	
1 6j		- 3.4	 -1.8	PATH	
17]		- 3.4	 -1.8	PATH	
5,18j	-	- 3.5	 -1.9	PATH	
<u>si</u> 19 j		- 3.5	 -1.9	PATH	
1]	-	- 3.5	 -1.9	PATH	
2 0]		- 3.5	 -1.9	PATH	
S[21]	ture state at	- 3.6	 -2.0	PATH	
2 2]		- 3.6	 -2.0	PATH	
23]		- 3.6	-2.0	PATH	
5,24]		- 3.6	-2.0	PATH	
SL[25]		- 3.7	 -2.0	PATH	
26]		- 3.7	 -2.1	PATH	
5 27 j		- 3.7	-2.1	PATH	
S[28]		- 3.8	 -2.2	PATH	
2 9]		- 3.9	 -2.2	PATH	
2]		- 3.4	 -1.8	PATH	
इ. ३०]		- 3.9	 -2.3	PATH	
<u>s[</u> 31]		- 3.9	 -2.3	PATH	
3]		- 3.4	 -1.7	PATH	
4]		- 3.3	 -1.7	PATH	
S[5]		- 3.3	 -1.7	PATH	
6]		- 3.3	 -1.7	PATH	
7]		- 3.3	 -1.7	PATH	
<i>5</i> 78]		- 3.3	 -1.7	PATH	
<u>5[</u> 9]		- 3.4	 -1.8	PATH	
eq_f_1		14.0	 -8.8	PATH	
eq_f_2	-	- 14.4	 -10.8	PATH	
rest -		- 3.3	 -1.9	PATH	
<u> </u>			 		

**************************************	**************************************	******
**************************************	**************************************	**************************************
Critial Paths (setup/hold):	esii version v/.u	
Fabline: NSC_CN12A Junction Temperature:100 deg C External Clock: Proc_clk Included setup files:	•	
#0 include_setup (Reg	. temp setup/hold/output)	
nase 1, Setup time: 31.0ns (3 input/latch/(internal) input/latch/n_freeze Freeze_pad/n_freeze Freeze_pad/n_freeze' Freeze	4.3-3.3) 34.3 rise 32.1 rise 8.5 rise 4.9 rise 0.0 fall	
hase 1, Hold time: -13.8ns (2. <code_logic (internal)="" fplatch="" n_freeze<br="" opcode_logic="">Freeze_pad/n_freeze Freeze_pad/n_freeze' Freeze</code_logic>	7-16.5) 16.5 rise 16.0 fall 5.4 fall 2.5 fall 0.0 rise	

```
*****************
             Genesil Screen Dump -- Thu Aug 18 11:04:03 1988
 ****************
∏ip: ~sfpu/sfpu/fpu
                                                         Timing Analyzer
  itial Paths (setup/hold):
                                 Corner: GUARANTEED
Fabline: NSC CN12A
 Junction Temperature: 100 deg C Voltage: 5.00v
 External Clock: Proc clk
9.7ns (14.4-4.7)
Phase 2, Setup time:
                                     14.4
                                                rise
  input/a input/(internal)
                                      8.1
                                                fall
  input/a input/op sel[0]
  input/op_sel_logic/op_sel[0]
input/op_sel_logic/op_sel[0]'
input/op_sel_logic/r_eq_f_2
Op_sel_pad[0]/op_sel_
Op_sel_pad[0]/op_sel_
                                                fall
                                      7.9
                                               fall
                                      6.2
                                      4.6
                                               fall
                                      4.3
                                                fall
                                      3.7
  Op_sel_pad[0]/op_sel'
                                                fall
                                      0.0
                                                fall
  R_eq_f_2
 ase 2, Hold time: -6.8ns (4.7-11.5)
  input/a_input/(internal)
                                     11.5
                                                rise
  input/a_input/op_sel[0]
                                      7.4
                                                rise
  input/op_sel_logic/op_sel[0]
input/op_sel_logic/op_sel[0]'
                                      7.2
                                                rise
                                      5.8
                                                rise
                                      4.5
  input/op_sel_logic/r eq f 2
                                                rise
                                                rise
  Op_sel_pad[0]/op_sel_
                                      4.1
  Op_sel_pad[0]/op_sel'
                                      3.8
                                               rise
  R = q f_{\perp}^2
                                      0.0
                                                rise
```

```
************************
               Genesil Screen Dump -- Thu Aug 18 11:05:57 1988
 *************************
 hip: ~sfpu/sfpu/fpu
-----Genesil Version v7.0-----
                                                                 Timing Analyzer
 ritial Paths (setup/hold):
rabline: NSC CN12A
                                       Corner: GUARANTEED
                                Voltage:5.00v
  Junction Temperature: 100 deg C
  External Clock: Proc_clk
 Included setup files:
#0 include_setup (Reg. temp -- setup/hold/output)
rhase 2, Setup time: 14.4ns (19.3-4.9)
   input/b_input/(internal)
                                           19.3
   input/b input/op sel[2]
                                           13.0
                                                      fall
   input/op_sel logIc/op_sel[2]
                                           11.6
                                                      fall
   input/op_sel_logic/op_sel[2]'
                                           6.3
                                                      fall
  input/op_sel_logic/op_sel[2]
input/op_sel_logic/s_eq_f_2
Op_sel_pad[2]/op_sel
Op_sel_pad[2]/op_sel'
                                           4.8
                                                       fall
                                            4.3
                                                      fall
                                            3.7
                                                      fall
  S eq f 2
                                            0.0
                                                       fall
 hase 2, Hold time: -10.8ns (4.8-15.6)
   input/b input/(internal)
                                           15.6
                                                       rise
   input/b input/op sel[2]
                                           11.5
                                                       rise
  input/op_sel_logic/op_sel[2]
input/op_sel_logic/op_sel[2]'
                                           10.2
                                                      rise
                                           5.9
                                                       rise
  input/op_sel_logic/s eq f 2
                                           4.6
                                                      rise
  Op sel pad[2]/op sel
                                           4.2
                                                      rise
  Op_sel_pad[2]/op_sel'
                                            3.8
                                                      rise
  S = q f^2
                                            0.0
                                                       rise
```

```
ug 18 13:39 1988 screen.106 Page 7
                                                                                                                                              31
 *************************
                            Genesil Screen Dump -- Thu Aug 18 11:06:16 1988
  *****************************
  hip: ~sfpu/sfpu/fpu
                                                                                                                          Timing Analyzer
    -----Genesil Version v7.0-----
  UTPUT DELAY MODE
   ______
rabline: NSC CN12A
                                                                         Corner: GUARANTEED
    Junction Temperature:100 deg C Voltage:5.00v
    External Clock: Proc clk
   included setup files:
                                          (Reg. temp -- setup/hold/output)
    #0 include_setup
                                                     OUTPUT DELAYS (ns)
                                                          max Min Max
21.5 --- ---
20.9 --- ---
27.8 21.9 27.8
26.0 20.0 26.0
25.6 19.6 25.6
25.6 19.6 25.6
25.6 19.6 25.6
25.3 19.3 25.3
25.3 19.3 25.3
25.3 19.3 25.3
25.3 19.3 25.3
25.3 19.3 25.3
25.5 19.6 25.5
25.5 19.6 25.5
25.5 19.6 25.5
25.5 19.6 25.5
25.5 19.6 25.5
25.5 19.6 25.5
25.5 19.6 25.5
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.3 19.4 25.3
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
25.4 19.4 25.4
26.4 20.4 26.4
26.4 20.4 26.4
26.4 20.4 26.4
26.4 20.4 26.4
26.4 20.4 26.4
26.4 20.4 26.4
26.4 20.4 26.4
26.4 20.4 26.4
26.0 20.0 26.0
26.0 20.0 26.0
26.0 20.0 26.0
26.0 20.0 26.0
Jutput
                                                   Ph1(r) Delay Ph2(r) Delay
                                                                                                                     Loading(pf)
                                                    Min
                                                                  Max
                                                                                    Min
                                                                                              Max
 U error
                                                  15.7
                                                                                                                       50.00
                                                                                                                                      PATH
                                                  14.9
                                                                                                                       50.00
                                                                                                                  50.00 PATH

50.00 PATH
                                                                                                                                       PATH
F[0]
                                                  20.1
 [10]
                                                  16.9
                                                  16.9
F(12)
                                                  16.8
F[13]
                                                  16.8
                                                  16.8
   151
                                                  16.6
```

50.00 50.00 50.00 50.00 50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00 PATH

50.00 PATH

50.00

50.00

PATH

16.1

16.1

16.2

16.3

19.2

16.3

16.4

16.4

16.4

16.6

16.7

16.7

17.3

14.4

14.3

19.7

14.2

15.0

19.6

19.3

19.1

19.0

18.8

16.9

16.9

12.3

F[16]

[[9]

F[1] 20]

F[22]

211

[23]

25}

F[26]

27]

F[29]

421

301

7 31 1

?[3]

7[6]

[7]

791

iero:

281

181

* MORE *

```
***********
             Genesil Screen Dump -- Thu Aug 18 11:06:55 1988
 *************************
hip: ~sfpu/sfpu/fpu
                                                             Timing Analyzer
     Dest. Object Connector
                                         Min Max
                             (Ph2)
                                                               BLOCK NAME
 enable pad[0] F bus en
                                      22.1
                                              27.8
                                                            *CURRENT*
  F1 pad[0]
                                          22.1
                                                  27.8
                                                        PATHAlu_op_pad[0]
 enable pad[0] F bus en
                                      20.7
                                              26.4
                                                           Alu_op_pad[1]
  F2 pad[0]
                                                        PATHAlu op pad[2]
                                          20.7
                                                  26.4
 enable pad[0] F bus en
                                      20.3
                                              26.0
                                                            Alu op pad[3]
  F3 pad[0]
                                          20.3
                                                  26.0
                                                        PATHAlu op pad[4]
                                                        Carry pad PATHF1 pad[0]
 enable pad[0] F bus en
                                      19.9
                                              25.6
  F4 pad[0]
                                          19.9
                                                  25.6
 enable pad[0] F bus en
F5 pad[0] F
                                      19.6
                                              25.3
                                                            F1_pad[1]
                                                  25.3
                                                        PATHF1_pad[2]
                                         19.6
 enable pad[0] F bus en
                                      19.8
                                              25.5
                                                            F1 pad[3]
                                                        PATHF2_pad[0]
F2_pad[1]
PATHF2_pad[2]
F2_pad[3]
  F6 pad[0]
                                                  25.5
                                         19.8
 enable pad[0] F bus en
                                              25.3
                                      19.6
  F7 pad[0]
                                         19.6
                                                  25.3
 enable pad[0] F bus en
                                      17.1
                                              23.3
  F8 pad[0]
                                                        PATHF3_pad[0]
                                         17.1
                                                  23.3
 enable pad[1] F bus en
                                      21.9
                                                            F3_pad[1]
                                              27.6
  F1 pad[0]
                                         21.9
                                                  27.6
                                                        PATHF3 pad[2]
 enable pad[1] F bus en
                                      20.5
                                                            F3 pad[3]
                                              26.2
                                                        PATHF4 pad[0]
F4 pad[1]
PATHF4 pad[2]
  F2 pad[0]
                                         20.5
                                                  26.2
 enable pad[1] F bus en
                                      20.0
                                              25.7
  F3 pad[0]
                                         20.0
                                                  25.7
                                                            F4_pad[3]
 enable pad[1] F bus en
                                      19.6
                                              25.3
  F4 pad[0]
                                                        PATHF5 pad[0]
                                         19.6
                                                  25.3
 enable pad[1] F bus en
                                      19.3
                                              25.0
                                                            F5 pad[1]
                                                       PATHF5_pad[2]
F5_pad[3]
PATHF6_pad[0]
F6_pad[1]
  F5 pad[0]
                                         19.3
                                                  25.0
                                      19.6
 enable pad[1] F bus en
                                              25.3
  F6 pad[0]
                                         19.6
                                                  25.3
 enable pad[1] F bus en
                                              25.1
                                      19.4
                                                       PATHF6_pad[2]
  F.7 pad[0]
                                         19.4
                                                  25.1
 enable pad[1] F
                                      16.9
                                              23.1
                                                            F6_pad[3]
                bus en
                                                  23.1 PATHF7 pad[0]
  F8 pad[0]
                                         16.9
                                                            F7 pad[1]
```

NO VIOLATIONS

Hold time check margin: 2.0ns

```
ABEL High temp - no opcode setup - clk
TEMP VOLT 150 4.50
HOLDTIME MARGIN 2.00
ELECT EXT CLOCK Proc clk
IPUT ALU opcode[0] 0 1 -999.00 0.00 -999.00 0.00
INPUT ALU opcode[1] 0 1 -999.00 0.00 -999.00 0.00
IPUT ALU opcode[2] 0 1 -999.00 0.00 -999.00 0.00
INPUT ALU opcode[3] 0 1 -999.00 0.00 -999.00 0.00
INPUT ALU opcode[4] 0 1 -999.00 0.00 -999.00 0.00
INPUT R eq f 1 0 1 -999.00 0.00 -999.00 0.00
IPUT R eq f 2 0 1 -999.00 0.00 -999.00 0.00
IPUT S eq f 2 0 1 -999.00 0.00 -999.00 0.00
INPUT S eq f 2 0 1 -999.00 0.00 -999.00 0.00
INPUT Test 0 1 -999.00 0.00 -999.00 0.00
```

```
Genesil Screen Dump -- Thu Aug 18 11:17:37 1988
 hip: ~sfpu/sfpu/fpu
                                                         Timing Analyzer
  LOCK REPORT MODE
 abline: NSC CN12A
 Junction Temperature: 150 deg C Voltage: 4.50v
 External Clock: Proc clk
 included setup files:
#0 ignore_high (High temp - no opcode setup - clk)
 CLOCK TIMES (minimum)
hase 1 High: 34.7 ns Phase 2 High: 7.8 ns
              _____
                                                -----
rcle (from Ph1): 166.0 ns Cycle (from Ph2): 149.1 ns
Finimum Cycle Time: 166.0 ns Symmetric Cycle Time: 166.0 ns
                 -----
                        CLOCK WORST CASE PATHS
Minimum Phase 1 high time is 34.7 ns set by:
 ** Clock delay: 3.5ns (38.1-34.7)
                          Cumulative Delay Transition
  input/latch/(internal)
                                 38.1
                                                   rise
  input/latch/n_freeze
Freeze_pad/n_freeze
Freeze_pad/n_freeze'
                                  35.7
                                                   rise
                                  9.5
                                                   rise
                                   5.5
                                                    rise
 Freeze
                                   0.0
                                                    fall
nimum Phase 2 high time is 7.8 ns set by:
 ** Clock delay: 3.0ns (10.9-7.8)
  Node
                             Cumulative Delay Transition
  output/flagreg/(internal)
                                 10.9
                                                   fall
  output/flagreg/reset 2
                                  6.7
6.6
                                                    rise
  output/flagreg/reset 2'
                                                   rise
  output/flagreg/first
                                  5.2
                                                   fall
  output/flagreg/flush
                                  4.5
                                                   rise
  Flush pad/flush
                                  2.9
                                                   rise
  Flush pad/flush'
                                   2.3
                                                   rise
  Flush
                                   0.0
                                                    rise
 nimum cycle time (from Ph1) is 166.0 ns set by:
 ** Clock delay: 7.1ns (173.1-166.0)
                             Cumulative Delay Transition
  Node
  mult/multac/(internal)
                                 173.1
                                                    rise
  mult/multac/mant_A[23] 125.8
input/a high/mant_A[23] 120.6
input/a high/mant_A[23]' 116.2
input/a high/mant_Ax 112.8
input/a high/mant_Ax 112.8
                                                    fall
                                                   fall
                                                   fall
                                                   fall
  input/a_high/mant Ax'
                                112.8
                                                   fall
```

input /a high/not mant &	111 0	
input/a_high/not_mant_Ax	111.8	rise
input/a_input/not_mant_Ax	111.1	rise
input/a_input/not_mant_Ax'	108.4	rise
input/a_input/INTER1_VAL1[29]	104.1	fall
*input/a_input/(internal)	102.8	rise
input/a Input/alu out[29]	99.0	fall
<pre><ut alu_out[29]<="" pre="" result_handler=""></ut></pre>	90.9	fall
<t alu_out[29]'<="" result_handler="" td=""><td>89.4</td><td>fall</td></t>	89.4	fall
<pre><put pre="" result[29]<="" result_handler=""></put></pre>	85.8	fall
output/expmux/result[5]	85.8	fall
output/expmux/exp_low[5]	80.5	fall
output/expmux/normexp[5]	75.8	fall
normalizer/exponent/normexp[6]	75.5	fall
<pre><rmalizer exponent="" normexp[6]'<="" pre=""></rmalizer></pre>	75.2	fall
<pre><lizer addsub1_out[6]<="" exponent="" pre=""></lizer></pre>	74.0	fall
normalizer/exponent/lead[1]	54.8	rise
normalizer/cascade/lead[1]	54.8	rise
normalizer/cascade/lead[1]'	49.4	rise
normalizer/cascade/ao[1]	48.2	fall
normalizer/cascade/ao[1]'	48.1	fall
normalizer/cascade/naza	47.5	rise
normalizer/cascade/aza	46.3	fall
normalizer/encodera/all zero	46.2	fall
normalizer/encodera/all zero'	42.9	fall
normalizer/encodera/s[7]	41.5	fall
normalizer/encodera/in[5]	39.0	rise
adder/shift mant/sum mant[23]	38.7	rise
adder/shift mant/sum mant[23]'	38.0	rise
adder/shift mant/addout[23]	34.8	rise
<pre><er addsub6="" mant="" out[23]<="" pre="" shift=""></er></pre>	33.4	rise
adder/shift mant/addsubsel	8.4	fall
adder/sign Togic/addsubsel	8.4	fall
adder/sign logic/addsubsel'	7.0	fall
adder/sign logic/round x	5.2	fall
adder/sign logic/PHASE A	2.9	rise
clock pad/PHASE A	1.2	rise
Proc clk	0.0	rise
	• • •	-150

nimum cycle time (from Ph2) is 149.1 ns set by:

4	* Clock delay: 2.9ns (77.4-74.	5) cycle sharing dis	abled
	Node	CumulatIve Delay	
Ì	<pre>input/a input/(internal)</pre>	168.0	rise
	input/a input/alu out[29]	164.2	fall
	<ut alu="" handler="" out[29]<="" result="" td=""><td>156.1</td><td>fall</td></ut>	156.1	fall
1	<t alu="" handler="" out[29]'<="" result="" td=""><td>154.7</td><td>fall</td></t>	154.7	fall
Ì	<pre><put handler="" pre="" resuit="" result[29]<=""></put></pre>	151.0	fall
	output/expmux/result[5]	151.0	fall
	output/expmux/exp low[5]	145.8	fall
ŀ	output/expmux/normexp[5]	141.1	fall
•	normalizer/exponent/normexp[6]	140.7	fall
	<pre><rmalizer exponent="" normexp[6]'<="" pre=""></rmalizer></pre>	140.4	fall
ı	<pre>zer/exponent/ADDSUB1 OUT[6]</pre>	139.2	fall
	normalizer/exponent/lead[1]	120.1	rise
•	normalizer/cascade/lead[1]	120.0	rise
	normalizer/cascade/lead[1]'	114.6	rise

normalizer/cascade/co[1]	113.8	fall
normalizer/cascade/co[1]'	113.8	fall
normalizer/cascade/nazc	112.5	rise
normalizer/cascade/azc	111.3	fall
normalizer/encoderc/all zero	111.2	fall
normalizer/encoderc/all zero'	109.7	fall
normalizer/encoderc/s[7]	108.3	fall
normalizer/encoderc/in[4]	105.7	rise
adder/shift mant/sum mant[6]	105.3	rise
adder/shift mant/sum mant[6]'	104.5	rise
adder/shift mant/addout[6]	101.3	rise
<pre><der addsub6="" mant="" out[6]<="" pre="" shift=""></der></pre>		rise
adder/shift mant/postshift[0]	80.8	rise
adder/shift mant/postshift[0]'	80.6	rise
<pre><der inter4="" mant="" pre="" shift="" val1[0]<=""></der></pre>		rise
*adder/shift mant/(internal)	76.9	fall
adder/shift mant/c[0]	67.2	fall
adder/shift logic/c[0]	67.2	fall
adder/shift_logic/c[0]'	66.4	fall
adder/shift_logic/sum2big	64.3	fall
adder/shift_logic/gt24 adder/shift_logic/gt24'	62.2	rise
adder/shift logic/gt24'	62.1	rise
adder/shift logic/or out	60.7	fall
adder/shift_logic/exp_sum[0]	57.8	fall
adder/subtract/exp sum[0]	57.7	fall
adder/subtract/exp sum[0]'	57.5	fall
adder/subtract/subout[8]	53.9	rise
adder/subtract/subout[8]'	53.0	rise
adder/subtract/ADDSUB1 OUT[8]	51.4	rise
adder/subtract/b[7]	40.5	fall
input/b high/b[7]	34.7	fall
input/b high/b[7]'	14.8	fall
input/b high/bexpsel[0]	10.8	rise
input/latch/bexpsel[0]	10.3	rise
input/latch/bexpsel[0]'	9.1	rise
input/latch/PHASE_B	3.8	rise
clock_pad/PHASE_B	2.4	rise
Proc_clk -	0.0	fall

ug 18 13:22 1988 include_high.040 Page 1

ABEL High temp -- setup/hold/output TEMP_VOLT 150 4.50 HOLDTIME_MARGIN 2.00 ELECT_EXT_CLOCK_Proc_clk

```
**************
            Genesil Screen Dump -- Thu Aug 18 12:57:22 1988
 **************
 ip: ~sfpu/sfpu/fpu
                                                      Timing Analyzer
ETUP AND HOLD MODE
 Junction Temperature: 150 deg C Voltage: 4.50v
External Clock: Proc clb
Tabline: NSC CN12A
 External Clock: Proc clk
 Included setup files:
 #0 include_high (High temp -- setup/hold/output)
                   INPUT SETUP AND HOLD TIMES (ns)
                    Setup Time Hold Time
Ph2(f)
                                             Ph2(f)
                     Ph1(f)
                                     Ph1(f)
                                     ---
U opcode[0]
                      ___
                            21.3
                                              -3.9
                                                        PATH
                    ---
---
20.0
---
21.3
---
5.0
---
---
---
---
7.8
---
---
---
---
---
6.4
---
---
4.4
---
---
4.1
---
-2.3
---
-2.3
-2.3
                                        ___
                                              -3.7
 U_opcode[1]
                      ___
                            20.8
                                                       PATH
ALU_opcode[2]
                                                        PATH
₩U opcode[3]
                                                       PATH
U opcode[4]
                                                       PATH
 JU reset
F_bus en[0]
                                                       PATH
 bus en[1]
                                                       PATH
ush
                                                       PATH
Freeze
                                                        PATH
                                                       PATH
≅oc run
 01
                                                       PATH
 10]
                                                       PATH
3[11]
                                                       PATH
 12]
                                                       PATH
 131
                                                       PATH
K[14]
                                                        PATH
[15]
                             4.0
                                        ___
                                              -2.3
                      ___
                                                        PATH
                             4.0
                                       ___
                                              -2.3
                                                       PATH
 171.
                             4.0
                                              -2.3
R[18]
                             4.1
                                        ___
                                              -2.3
                                                       PATH
19]
1]
                                        ---
                                              -2.3
                             4.1
                                                       PATH
                                              -2.6
                             4.4
                                                       PATH
                             4.1
x ( 20 ]
                                              -2.3
                                        ___
                                                       PATH
21 21 I
                                              -2.2
                                        ___
                                                       PATH
                             3.9
4.0
                                              -2.2
                                        ---
                                                       PATH
 221
                                              -2.2
 231
                                                       PATH
                                              -2.2
                             4.0
                                        ___
                                                       PATH
3[24]
                                              -2.2
                             4.0
                                        ___
                                                       PATH
 [25]
                                              -2.2
                             4.0
                                                        PATH
 26]
                                              -2.2
x 271
                             4.0
                                                        PATH
                      ___
                                              -2.3
                              4.0
                                        ___
                                                        PATH
128]
                                              -2.3
                                                        PATH
 291
                             4.0
 2]
                                              -2.6
                             4.4
                                        ___
                                        ___
                             4.1
                                              -2.3
                                                       PATH
₹[30]
                                              -2.3
31]
                             4.1
                                                       PATH
                                       ---
                                              -2.6
                                                       PATH
                             4.3
 3]
                                              -2.5
                                       ___
                                                       PATH
                             4.3
(4)
                                              -2.5
                                                        PATH
近51
                              4.3
```

6]	 4.2		-2.5	PATH
71	 4.2		-2.5	PATH
3[8]	 4.2		-2.4	PATH
9]	 4.2		-2.4	PATH
eq_f_1	 10.5		-5.9	PATH
₹_eq_f_2	 10.9		-7.8	PATH
a oj	 4.1		-2.3	PATH
10]	 3.8		-2.1	PATH
7,11]	 3.8		-2.1	PATH
<u>1</u> 12]	 3.9		-2.1	PATH
13]	 3.9		-2.1	PATH
14]	 3.9		-2.1	PATH
s[15]	 3.9		-2.2	PATH
≟ 16]	 3.9		-2.2	PATH
17]	 4.0	***	-2.2	PATH
18]	 4.0		-2.2	PATH
<u>3[</u> 19]	 4.0	*** ***	-2.3	PATH
1]	 4.0		-2.2	PATH
20]	 4.1		-2.3	PATH
5[21]	 4.1		-2.4	PATH
≟ 22]	 4.2		-2.4	PATH
23]	 4.1		-2.4	PATH
24]	 4.2		-2.4	PATH
<u>;[</u> 25]	 4.2		-2.4	PATH
26]	 4.2		-2.5	PATH
27]	 4.3		-2.5	PATH
→L 28]	 4.4		-2.6	PATH
≟ 29 j	 4.4		-2.7	PATH
21	 3.9		-2.1	PATH
3 0]	 4.5		-2.7	PATH
<u>:[</u> 31]	 4.5		-2.7	PATH
3]	 3.9		-2.1	PATH
4] ~	 3.8		-2.0	PATH
, 5 j	 3.8		-2.0	PATH
[6] [7]	 3.8		-2.0	PATH
# /]	 3.8		-2.0	PATH
8]	 3.8		-2.0	PATH
<u>:[</u> 9]	 3.9		-2.2	PATH
eq_f_1	 15.7		-10.0	PATH
eq_f_2	 16.2		-12.2	PATH
est	 3.8		-2.2	PATH

```
ug 18 13:39 1988 screen.106 Page 19
                                                              41
*****************************
            Genesil Screen Dump -- Thu Aug 18 12:57:52 1988
 *******************************
nip: ~sfpu/sfpu/fpu
 -----Genesil Version v7.0------
 UTPUT DELAY MODE
 ------
 Junction Temperature: 150 deg C Voltage: 4.50v
Tibline: NSC CN12A
 External Clock: Proc clk
 included setup files:
    include_high (High temp -- setup/hold/output)
                       OUTPUT DELAYS (ns)
                     Ph1(r) Delay Ph2(r) Delay
Titput
                                                   Loading(pf)
                         Min
                             Max
                                     Min
                                            Max
'U_error
                      17.2
                             23.9
                                                    50.00
                                                           PATH
rry
                      16.5
                                                    50.00
                                                           PATH
÷ι0]`
                      22.1
                                                    50.00
                                                           PATH
[10]
                      18.6
                                                   50.00
                                                           PATH
 11]
                      18.6
                                                   50.00
                                                           PATH
 121
                      18.5
                                                   50.00
                                                           PATH
7[13]
                      18.5
                                                   50.00
                                                           PATH
 141
                      18.5
                                                   50.00
                                                           PATH
 151
                     18.3
                                                    50.00
                                                           PATH
                     17.7
17.7
116]
                                                    50.00
                                                           PATH
[17]
                                                    50.00
                                                           PATH
 181
                      17.9
                                                    50.00
                                                           PATH
 19]
                     17.9
                                                    50.00
                                                           PATH
7[1]
                      21.1
                                                   50.00
                                                           PATH
 201
                     18.0
                                                    50.00
                                                           PATH
                      18.0
 211
                                                    50.00
                                                           PATH
[22]
                      18.1
                                                    50.00
                                                           PATH
1231
                      18.1
                                                    50.00
                                                           PATH
 24]
                      18.2
                                                    50.00
                                                           PATH
 251
                      18.3
                                                    50.00
                                                           PATH
1261
                      18.4
                                                    50.00
                                                           PATH
 27]
28]
                     19.0
                                                    50.00
                                                           PATH
```

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

50.00

PATH

15.8

15.7

21.7

15.6

16.5

21.6

21.2

21.1

20.9

20.7

18.6

18.6

13.5

, 29]

30]

311

12]

1 3]

ero

```
***************
             Genesil Screen Dump -- Thu Aug 18 12:57:06 1988
 *****************
hip: ~sfpu/sfpu/fpu
                                                               Timing Analyzer
                 -------Genesil Version v7.0------
                                                          ____
                   Connector
                                           Min
                                                     Max
                                                                 BLOCK NAME
 Dest. Object
                                 (Ph2)
                                                30.9
                                                             *CURRENT*
 enable pad[0] F bus en
                                       24.6
                                           24.6
                                                    30.9 PATHAlu op pad[0]
  F1 pad[0]
 enable pad[0] F bus en F2 pad[0] F
                                       23.0
                                                29.3
                                                              Alu_op_pad[1]
                                                    29.3 PATHAlu_op_pad[2]
                                           23.0
                                       22.5
                                                28.9
 enable pad[0] F bus en
                                                              Alu op pad[3]
  F3 pad[0]
                                                    28.9
                                                          PATHAlu_op_pad[4]
                                           22.5
  enable pad[0] F bus en
                                       22.1
                                                28.4
                                                              Carry_pad
  F4 pad[0]
                                           22.1
                                                    28.4
                                                          PATHF1 pad[0]
F enable pad[0] F bus en
                                       21.7
                                                28.1
                                                              F1 pad[1]
                                                    28.1
                                                          PATHF1 pad[2]
  F5 pad[0]
                                           21.7
  enable pad[0] F bus en
                                                              F1 pad[3]
                                       22.0
                                                28.3
                                                          PATHF2_pad[0]
  F6 pad[0]
                                           22.0
                                                    28.3
                                                              F2 pad[1]
                                       21.8
                                                28.1
 enable pad[0] F bus en
                                                          PATHF2 pad[2]
   F7 pad[0]
                                           21.8
                                                    28.1
                                                              F2 pad[3]
 enable pad[0] F bus en
F8 pad[0] F
                                                25.9
                                       19.0
                                                          PATHF3_pad[0]
F3_pad[1]
PATHF3_pad[2]
                                           19.0
                                                    25.9
                                                30.6
 enable pad[1] F bus en
                                       24.3
                                                    30.6
  F1 pad[0]
                                           24.3
                                                              F3_pad[3]
  enable pad[1] F bus en
                                       22.7
                                                29.0
                                                          PATHF4 pad[0]
                                                    29.0
                                           22.7
  F2 pad[0]
                                                              F4 pad[1]
                                       22.2
                                                28.6
  enable pad[1] F bus en
                                                          PATHF4 pad[2]
                                                    28.6
  F3 pad[0]
                                           22.2
                                                              F4 pad[3]
  enable pad[1] F bus en
                                                28.1
                                       21.8
                                                          PATHF5 pad[0]
   F4 pad[0]
                                           21.8
                                                    28.1
  enable pad[1] F bus en
                                       21.5
                                                27.8
                                                              F5_pad[1]
                                                          PATHF5_pad[2]
  F5 pad[0]
                                           21.5
                                                    27.8
                                                              F5 pad[3]
                                       21.7
                                                28.0
 enable pad[1] F bus en
                                           21.7
   F6 pad[0]
                                                    28.0
                                                          PATHF6 pad[0]
                                                         F6 pad[1]
PATHF6 pad[2]
F6 pad[3]
PATHF7 pad[0]
F7 pad[1]
  enable pad[1] F bus en
F7 pad[0] F
                                       21.5
                                                27.9
                                           21.5
                                                    27.9
                                       18.7
  enable pad[1] F
                                                25.6
                 bus
                                           18.7
                                                    25.6
   F8 pad(0)
                                                               * MORE *
```